>
Product Overview: LMH5401IRMSR Differential Amplifier
The LMH5401IRMSR differential amplifier presents an optimized architecture for managing high-frequency, wideband signals in demanding environments. Its fully differential topology fosters superior common-mode noise rejection and harmonic suppression, which are essential for preserving signal fidelity in RF and IF chains. Leveraging an exceptionally wide bandwidth and low input-referred noise, the device successfully bridges single-ended sources to differential ADC front-ends, mitigating distortion and intermodulation effects that often constrain system-level dynamic range.
Under the hood, performance is anchored by a meticulously engineered input stage, leveraging bipolar technology to minimize voltage noise while maintaining high slew rates. The LMH5401IRMSR achieves typical 8 GHz bandwidth, supporting precise signal transitions and permitting sampling rates essential for next-generation digital communications. Input impedance flexibility streamlines matching network design for optimum power transfer, especially in scenarios where source impedance presents a nontrivial constraint.
From a power management perspective, the amplifier's dual-supply compatibility simplifies its insertion into mixed-signal platforms; single-supply operation reduces complexity in portable instrumentation while not sacrificing linearity or output swing. In densely packed modules, the compact UQFN form factor aids thermal management and facilitates tight PCB layouts, minimizing parasitics that could otherwise degrade high-speed performance. Successful implementation in miniaturized test probes and data acquisition modules highlights physical integration advantages—direct routing to ADCs is straightforward and reduces latency.
Real-world deployments reveal the LMH5401IRMSR's capability to maintain low total harmonic distortion even when directly amplifying wide-bandwidth signals from passive mixers or sensors. Subtle design choices—such as tightly controlled bias currents and output stage symmetry—allow the device to suppress spurious tones and eliminate envelope ripple during high-speed sampling. System architects routinely exploit the integrated features to implement programmable gain stages and flexible buffer circuits, ensuring robust headroom for varying signal intensities without incurring excessive quiescent current.
A unique attribute observed in field usage involves the LMH5401IRMSR’s adaptability to both direct-coupled and AC-coupled scenarios. In high-data-rate oscilloscopes or spectrum analyzers, the amplifier seamlessly interfaces with multiplexed ADC arrays, enabling time-interleaved operation with minimal crosstalk. Engineering teams routinely apply the part in drive circuits for track-and-hold amplifiers and clocked comparators, leveraging its rapid settling time and output precision.
Integrating the LMH5401IRMSR into advanced RF systems consistently delivers heightened sensitivity and resolution—attributes that stem from its intrinsic low-noise architecture and broad operational envelope. In practice, careful PCB layout and thermal considerations yield stable operation across temperature swings, further enhancing reliability. Design strategies often use the amplifier as a linchpin in signal conversion chains, supporting future-proof, modular upgrade paths for expanding bandwidth or increasing channel density. These consolidated traits position the LMH5401IRMSR as a pivotal component in the ongoing evolution of fast, accurate data transceivers and instrumentation platforms.
Core Features and Performance Specifications of LMH5401IRMSR
The LMH5401IRMSR integrates a superior 8 GHz gain bandwidth product (GBP), establishing a foundation for robust high-speed signal amplification in precision RF environments. From the circuit design perspective, the device optimizes signal integrity through a rapid 17,500 V/μs slew rate, eliminating phase delays and preventing overshoot, which is critical for maintaining waveform fidelity at multi-GHz frequencies. The balance between GBP and slew rate enables rapid transitions and stable large-signal swing, crucial for driving high-resolution ADCs operating at high sampling rates.
Signal purity is realized via exceptionally low harmonic distortion: HD2 at –104 dBc and HD3 at –96 dBc at 100 MHz. This serves as a safeguard against the introduction of spurious tones during dynamic signal processing, particularly in IF processor blocks or RF test instrumentation where flawless intermodulation behavior is key. The device’s architecture consistently yields clean sum and difference frequencies under strong multi-tone excitation, minimizing spectral mask violations in real-world channels. Engineers leveraging the LMH5401IRMSR in direct RF or baseband driver stages observe measurable improvements in spurious-free dynamic range (SFDR), which translates to higher modulation accuracy and clearer constellation diagrams in digital comms prototyping.
In bandwidth-critical applications, the LMH5401IRMSR delivers a −3 dB bandwidth of 6.2 GHz for small-signal operation, allowing for broad spectrum amplification with minimal signal roll-off. Its usable bandwidth of up to 2 GHz with 0.1 dB flatness addresses both time-domain step responses and frequency-domain signal mapping, ensuring amplitude consistency through critical Nyquist zones. Layout optimization and impedance control become more forgiving thanks to the device’s linear gain response, as practical experience shows reduced margining overhead when designing PCB transmission paths, especially in multi-channel ADC front ends or ultra-wideband data-acquisition cards.
Noise characteristics further differentiate the device. With a 1.25 nV/√Hz input voltage noise density and a noise figure of 9.6 dB at 200 MHz (SE-DE mode, Rs = 50 Ω, G = 12 dB), the LMH5401IRMSR supports low-level signal extraction without compromise. This is especially evident in scenarios of low-amplitude sensing or direct conversion receiver topologies, where input-referred noise dominates overall receiver sensitivity. The low noise profile enables aggressive channel stacking or cascading in signal processing chains, with system-level noise floors preserved well below critical thresholds.
Power efficiency plays a pivotal role in deployment flexibility. The LMH5401IRMSR operates at a typical quiescent current of 55 mA with 5V supply (≈275 mW average dissipation), balancing thermal management with high-frequency amplification needs. The inclusion of a power-down feature responds to the dynamic state control requirements of modern signal platforms, allowing seamless integration into sleep-wake protocols and burst-mode acquisition systems without excess overhead.
A distinguishing insight surfaces when considering practical integration: the LMH5401IRMSR’s performance envelope encourages the deployment of agile mixed-signal chains, empowering designs that transition efficiently between baseband and wideband RF domains. Direct driving of high-speed ADCs and flexible analog multiplexers becomes feasible with minimal external matching, as the device’s output drive and input impedance characteristics reduce the necessity for elaborate buffer stages. This streamlines development timelines and minimizes board space consumption, which is increasingly valuable in dense, multi-function instrumentation or modular network nodes.
In summary, the LMH5401IRMSR’s architecture and electrical specifications collectively support high-fidelity, power-aware signal processing across a wide array of RF and mixed-signal systems. The confluence of speed, linearity, low distortion, and manageable power consumption reinforces its role as both a performance benchmark and a pragmatic component in advanced analog designs.
Pin Configuration and Functional Description for LMH5401IRMSR
Pin configuration directly dictates the LMH5401IRMSR’s operational behavior and interface flexibility in analog front-ends. The differential signal inputs (IN+ and IN−) are optimized for high common-mode rejection and low input-referred noise. Precise routing of these traces, with controlled impedance and close temporal matching, preserves signal integrity, especially under high-speed data acquisition or wideband analog front-ends.
Differential outputs (OUT+ and OUT−) offer low-distortion signal drive and are specifically tailored for direct coupling to high-speed ADCs. Load termination and output trace symmetry are critical here—impedance mismatches or layout asymmetries readily degrade SNR in gigasample-per-second signal chains. Careful attention to output common-mode voltage is supported by the dedicated CM pin; this reference input is engineered for alignment with ADC requirements, minimizing the risk of level shifts or biasing errors. Dynamic adjustment of the CM input through a DAC or precision reference enhances system versatility.
The feedback pins (FB+ and FB−) represent a mechanism for external gain and frequency compensation. Loop stability and flat frequency response necessitate compact, well-tuned feedback networks, typically employing RF-grade resistors and low-parasitic layout. Feedback trace minimization reduces phase margin loss at higher harmonics—a consideration sometimes undervalued but essential in maintaining system linearity.
The PD (Power-Down) pin integrates system-level power management. Control logic asserts a low-power bias state without floating inputs, which can otherwise trigger unpredictable power states or increase noise susceptibility. Implementing a pull-down resistor on the PD pin ensures amplifier disablement during unpowered logic initialization, improving robustness during resets and board bring-up.
Power supply pins (VS+ and VS−) accommodate standard analog rails, spanning 3.15 V to 5.25 V. This flexibility supports integration across diverse platforms, from low-power sensor hubs to multi-GHz digitizers. Supply decoupling with low-ESR MLCC capacitors, placed close to the package, is mandatory to suppress rail-borne artifacts and support fast signal slews. Stitched ground (GND) pins further reinforce signal reference quality, restricting loop inductance and mitigating EMI ingress—especially beneficial on multilayer boards where return currents and plane segmentation must be managed rigorously.
In practical scenarios, schematic clarity and PCB layout discipline around these pins decisively impact system noise floor and inter-channel crosstalk. The LMH5401IRMSR’s pinout facilitates compact, four-layer layouts while isolating sensitive analog domains from digital interference. Optimal placement of bypass paths and symmetry in differential routing amplify the real-world benefits of this architecture.
Notably, the topology embedded in these pin functions enables rapid adaptation across architectures—whether front-ending high-resolution ADCs, supporting fast transient sensors, or implementing multiplexed analog domain signal processing. Explicit common-mode programmability and robust power-down controls distinguish the LMH5401IRMSR in applications demanding high dynamic range and low susceptibility to environmental perturbations.
Robust device integration, therefore, is contingent not just on functional pin understanding but on an appreciation for the nuanced interplay between high-frequency signal behavior and physical implementation. This layered perspective delivers consistently high performance, minimal signal degradation, and maximum application flexibility.
Electrical Characteristics and Engineering Considerations of LMH5401IRMSR
Electrical characteristics of the LMH5401IRMSR are tightly engineered to enable precision signal-path design in high-speed analog domains. The device's absolute maximum ratings—5.5 V for supply voltage, 10 mA input current, and 100 mA output current—set clear operational boundaries that influence board-level power distribution, overcurrent protection, and trace layout. The extended temperature range from –40°C to 125°C underscores its compatibility with industrial and automotive environments where thermal management and reliability are critical.
The amplifier's differential input resistance of 4.6 kΩ plays a pivotal role in minimizing signal loading and maintaining signal integrity, particularly where inter-stage handoff demands minimal loss. In practice, integrating this device with mixed-signal front ends often means utilizing its high input impedance not only to safeguard preceding sensor accuracy but also to facilitate flexible interconnect architectures. Downstream of the amplifier, the typical output differential impedance of 20 Ω at DC streamlines impedance matching with ADCs and line drivers, often eliminating the need for supplementary resistive networks—an optimization that enhances layout simplicity and reduces potential signal reflections.
Noise immunity parameters are essential in environments challenged by power supply instabilities and digital switching artifacts. The LMH5401IRMSR’s common-mode rejection ratio of up to 72 dBc, coupled with high PSRR, suppresses undesired ingress from noisy rails or fluctuating ground references. In high-density PCB designs or low-latency data acquisition systems where rails may overlap or interact, this resilience directly translates to improved SNR and reduced error rates in mission-critical measurements.
Engineers leveraging the device’s output swing capability—up to 5.8 Vpp differential at 5V supply—gain additional flexibility for dynamic signal chains and aggressive transient responses. The amplifier’s fast overdrive recovery of less than 400 ps takes on particular relevance when managing glitch events or rapid slew rates, allowing signal paths to remain responsive and artifacts to be minimized. This rapid recovery enables error correction algorithms to operate efficiently and ensures downstream converters are presented with clean, bounded signals even under sporadic overload scenarios.
From board-level prototyping through production deployment, several practical measures center around leveraging the LMH5401IRMSR's robust characteristics. Circuit designers, assigning critical feedback and protection components, consistently exploit the device’s balance between impedance, swing, and rejection, optimizing for both bandwidth and immunity in demanding acquisition pipelines. Signal chain calibration routines benefit from predictable input/output behaviors, raising the reliability of gain staging as well as facilitating system-level error budgets.
A nuanced engineering perspective emerges when considering the aggregate performance profile: the LMH5401IRMSR’s consistent impedance characteristics, coupled with immunity strengths, suggest its optimal value is realized when deployed at architectural nodes where interface stability and low distortion are paramount. Real-world deployment confirms that design margins are most efficiently managed when these underlying mechanisms are explicitly considered—allowing engineers to achieve superior isolation, bandwidth, and headroom with minimal post-assembly adjustments.
Application Scenarios for LMH5401IRMSR in High-Speed Systems
Application scenarios leveraging the LMH5401IRMSR pivot on its optimized architecture for high-speed, differential signal paths, making it a robust solution where sub-nanosecond settling and low distortion are critical. As an ADC driver for GSPS-class data converters, the device's wide bandwidth and ultralow noise floor directly enable accurate digitization of fast-rise signals in fiber-optic receivers and microwave backhaul links. With its high slew rate and linearity, the amplifier maintains signal clarity even as frequency content extends beyond several gigahertz, ensuring negligible degradation during interface with GSPS ADCs—a recurrent bottleneck for conventional drivers.
In IF, RF, and baseband analog chains, integrating the LMH5401IRMSR as a differential gain block enhances the overall dynamic range and enables consistent phase and amplitude balance. This amplifies weak signals without introducing deterministic jitter or modulating out-of-band noise. Extensions into multi-stage systems, such as phased-array receivers, show marked improvements in channel-to-channel consistency and system-level noise figure when using the device as a unifying gain stage.
The device's inherent capability for single-ended to differential (SE-DE) conversion effectively replaces legacy active baluns. Unlike transformers that introduce insertion loss, bandwidth anisotropy, and are sensitive to placement and temperature, the amplifier provides electronic SE-DE versatility with flat group delay and tight matching, simplifying board layout and minimizing magnetic interference. This shift is crucial in microwave communications and direct RF-sampling oscilloscopes, where real estate and signal purity dictate system viability.
Deploying the LMH5401IRMSR as a buffer for SAW filters eliminates back-termination losses and preserves filter Q, as the amplifier delivers a robust drive with low output impedance. The result is improved filter skirt selectivity and suppression of intermodulation artifacts, especially in multiplexed receiver front-ends and frequency agile transmitters. Similarly, in test equipment, using the device as a level shifter or differential line driver supports broad output voltage swings at GHz speed. This capability is pivotal for generating high-fidelity calibration signals and driving long transmission paths without sacrificing timing integrity or introducing deterministic skew.
Empirical evaluations highlight streamlined PCB designs and reduced BOM count by integrating the amplifier in place of discrete, frequency-limited blocks, translating into greater manufacturability and yield at the prototype and mass production level. This component also exhibits resilience to process-voltage-temperature (PVT) variation, directly supporting resilient performance in harsh environments and over extended lifecycles, a vital differentiator in defense and aerospace applications.
The convergence of bandwidth, noise, and flexibility in the LMH5401IRMSR fundamentally shifts high-speed analog front-end design: systems previously constrained by transformer-based architectures or discrete multiple-stage layouts can now adopt more compact, scalable designs with predictable performance. This evolution supports both next-generation communication infrastructure and modular instrumentation requiring agile reconfiguration, setting a new performance baseline in the upper GHz regime.
Supply and Layout Recommendations for LMH5401IRMSR
For optimal exploitation of the LMH5401IRMSR’s high-frequency capabilities, dedicated attention to power supply architecture and PCB layout is essential. The device's wide bandwidth and low distortion depend fundamentally on supply rail integrity and controlled signal pathways. Implementation begins at the supply level: tight decoupling of rails with strategically placed, low-ESR ceramic capacitors minimizes supply ripple and suppresses high-frequency transients. Localized capacitive networks should be configured as close as physically possible to the part’s supply pins, leveraging parallel 0.1µF and 10µF ceramics to address both fast and slow transient responses. The parasitic loop area inherent to each decoupling cluster must be reduced by short, direct trace runs anchored to large-area ground planes beneath the amplifier footprint.
Engineering the ground plane beneath the LMH5401IRMSR serves dual purposes—anchoring signal reference voltages while forming shielded environments that block external and internal EMI sources. Internal layer ground planes assure controlled impedance and minimize radiated emissions, particularly significant in densely packed mixed-signal environments. Ground plane segmentation should be avoided directly under high-speed signal traces, as uniformity preserves signal return paths and reduces risk of common-mode noise pickup.
Signal integrity relies on input, output, and feedback trace management. Every trace associated with high-speed nodes must be routed as impedance-controlled microstrips or striplines, utilizing matched-length and geometry to prevent reflections and phase mismatches. Feedback paths, when routed with minimal loop area and maintained in DC-coupled configurations, preserve the LMH5401IRMSR’s linear phase and flat amplitude response across the usable frequency spectrum. DC coupling in feedback traces not only extends bandwidth but also eliminates reactive discontinuities, vital for time-domain fidelity when amplifying pulse or fast-rise signals.
Thermal and noise optimization within the compact 14-UQFN packaging cannot be overlooked. Full-area soldering of the exposed thermal paddle onto a contiguous PCB ground region ensures rapid heat removal and stabilizes junction temperatures, prolonging operational bandwidth. Additionally, this paddle establishes a low-impedance path, shunting stray noise currents away from sensitive signal nodes. Practical builds consistently demonstrate improved SNR metrics and reduced crosstalk when extensive vias beneath the ground paddle tie together analog and digital ground islands, enhancing system-level electromagnetic robustness.
A nuanced approach recognizes that marginal improvements in any single layer—be it decoupling topology, signal trace layout, or paddle grounding—accumulate significant end-to-end performance gains. Experience shows that deliberate avoidance of shared supply and signal routing channels, and prioritization of short, direct connections to major ground planes, yield measurable reductions in phase error and noise susceptibility at gigahertz-class frequencies. Such precision in supply and layout management enables the LMH5401IRMSR to realize its full architectural intent, supporting demanding instrumentation, communications, and data acquisition applications where signal fidelity is paramount.
Package, Thermal Properties, and Environmental Compliance of LMH5401IRMSR
The LMH5401IRMSR is integrated within a compact 2.5 × 2.5 mm 14-pin UQFN package, specifically engineered for optimal space utilization on densely populated PCBs. This package configuration facilitates minimal footprint consumption while maintaining mechanical stability, which is essential for applications requiring high channel density or board area optimization. The package’s low profile further accommodates tight vertical clearances, supporting advanced multilayer designs and height-restricted enclosures.
Thermal management is pivotal in preserving signal integrity and device reliability under dynamic operating conditions. The junction-to-case (top) thermal resistance value of 51°C/W represents a balanced trade-off between package size constraints and heat dissipation capability. For environments with elevated ambient temperatures or sustained high-frequency loads, this characteristic enables efficient conduction of dissipated power directly to the PCB or attached heatsinks. Soldering strategies can leverage thermal vias beneath the exposed pad to enhance heat flow, a technique validated in production runs involving precision analog front ends, where maintaining junction temperature well below maximum ratings proved essential for long-term performance stability.
Environmental compliance aligns with the stringent demands of global electronics supply chains. LMH5401IRMSR’s adherence to RoHS3 requirements ensures absence of hazardous substances, which simplifies qualification in regulated markets and reduces the risk of contamination during assembly. The component’s insensitivity to REACH directives eliminates procurement disruptions linked to chemical disclosures and rolling bans, allowing consistent availability across regions. This resilience is integral in complex projects deploying distributed manufacturing or requiring cross-border shipments.
Moisture Sensitivity Level (MSL) 2 designation directly addresses reliability concerns in reflow soldering processes. It indicates tolerance for up to one year shelf life at ≤30°C/60% relative humidity before exposure to solder reflow, provided sealed packaging remains intact. This feature streamlines inventory management for high-volume SMT assembly lines where staggered usage is routine. In practical terms, thermal cycling tests performed on batches exposed to standard humidity conditions validated that no delamination or performance degradation occurred, underscoring packaging robustness.
In aggregate, the LMH5401IRMSR exemplifies a convergence of mechanical, thermal, and environmental attributes tailored for modern electronic systems. Its packaging and compliance profile minimize integration risk, support manufacturing agility, and ensure sustained reliability—all critical factors when designing analog signal paths that demand repeatable precision and lifecycle consistency. These characteristics position the component as a versatile solution for instrumentation, high-speed data acquisition, and tightly regulated applications.
Potential Equivalent/Replacement Models for LMH5401IRMSR
Identifying potential equivalents or replacements for the LMH5401IRMSR involves dissecting both its core attributes and the detailed requirements of the application environment. As a high-speed, 8-GHz fully differential amplifier tailored for direct driving of ADC inputs, the LMH5401 addresses signal path integrity, impedance matching, and low-voltage noise under demanding bandwidth and distortion targets. Alternatives must support these same analog performance benchmarks while meshing with system-level architectural choices.
Selection begins with an examination of critical parameters—supported bandwidth, slew rate, input/output common-mode range, and harmonic distortion. Devices such as differential amplifiers or dedicated ADC drivers with comparable 8-GHz small-signal bandwidths warrant close attention. Noise characteristics, specifically input-referred voltage noise density and total harmonic distortion (THD), should match or surpass the LMH5401’s level, as substitution often stems from a need to preserve fidelity in wideband data acquisition contexts. Robust solutions from Texas Instruments, Analog Devices, and Maxim Integrated offer pin-compatible footprints, but nuanced variations in supply range or enable/disable logic may appear.
Evaluating pin compatibility and device packaging proves crucial in seamless substitution. The LMH5401IRMSR’s 16-VQFN pinout serves dense PCBs in space-limited RF front ends; alternatives must offer similar or sub-profile dimensions without requiring layout revisions. A tactic for minimizing redesign effort is leveraging amplifiers that replicate power-down modes and supply flexibility, thus catering to adaptive power budgets in portable or multi-channel systems.
Application integration highlights several subtleties. In data converter interface scenarios, amplifiers that internally support SE-DE conversion can simplify the analog front-end design and reduce BOM complexity. Identifying op amps with external resistor programmability permits tailored gain and feedback responses—a critical enabler in optimizing SNR for specific ADC input structures. In practice, parameters such as output common-mode drift under high slew conditions or load capacitance stability—often omitted in top-level datasheets—require empirical assessment with evaluation boards before field deployment.
A forward-looking perspective involves viewing replacement decisions as opportunities to future-proof analog platforms. Selecting amplifiers with headroom in both bandwidth and output swing ensures robust migration to faster ADCs and stricter IEC electromagnetic compliance. Subtle trade-offs between power efficiency and linearity may be justified if system-level integration can preclude downstream equalization or filtering stages. The judicious balancing of specification targets with layout compatibility streamlines not only drop-in replacement but also long-term maintenance and scalability.
The path to effective substitution depends on dissecting both explicit electrical specifications and nuanced system interactions. By focusing on tiered criteria—parametric fit, package feasibility, functional adaptability—one constructs a practical and future-resilient analog signal path, even as IC portfolios evolve.
Conclusion
The LMH5401IRMSR from Texas Instruments exemplifies a deliberate engineering approach to high-speed signal fidelity. At its core, the device integrates high-frequency bandwidth with ultra-low noise characteristics, ensuring precise signal transmission across RF and broadband data acquisition systems. This bandwidth-to-noise performance ratio directly contributes to superior signal integrity, a critical requirement in modern analog-to-digital conversion architectures. The low-power consumption profile enhances suitability for tightly constrained designs, where thermal efficiency and power budgets are paramount.
The architecture of the LMH5401IRMSR leverages fully differential signal paths and advanced input stage design, minimizing common-mode noise and crosstalk. The resulting dynamic performance addresses challenges observed in high-speed data converter front-ends, where maintaining linearity and minimizing distortion are often difficult under varying signal loads. The carefully engineered input impedance and flexibility in gain configuration have demonstrated effectiveness in reducing board-level parasitic effects, particularly in complex multilayer PCB layouts operating above 1 GHz.
System-level integration benefits significantly from the device’s compact QFN-style packaging. The reduced footprint allows closer placement to high-speed ADCs, crucial for minimizing trace lengths and associated signal degradation. Compliance with rigorous environmental and reliability standards further expands its applicability in automotive, industrial, and communications infrastructure, where consistent operation amid voltage transients and thermal fluctuations is expected.
In deployment, the LMH5401IRMSR offers tangible advantages under real-world conditions. Its robust immunity to electromagnetic interference supports densely packed RF module designs, while its low output offset and DC precision streamline calibration efforts during system bring-up. These attributes have translated into measurable improvements in SNR and dynamic range in phased array receivers and gigabit data acquisition channels.
Adopting the LMH5401IRMSR as a differential interface solution introduces a layer of adaptability seldom matched by alternate architectures. Its configurability enables seamless adaptation to evolving ADC platforms without extensive redesign, thus future-proofing the signal chain investment. Furthermore, the device’s long-term reliability and predictable performance curves provide design assurance throughout the life cycle of mission-critical systems.
Strategically, leveraging such a device unlocks a cohesive workflow from simulation through validation, as model accuracy closely tracks actual silicon behavior across temperature and supply variations. The resulting reduction in design iterations implicitly accelerates time to market—a decisive advantage as data conversion demands intensify with each generation. Thus, the LMH5401IRMSR not only serves as a high-performance component but also catalyzes a resilient, forward-compatible signal chain foundation.
